All times are UTC - 5 hours [ DST ]

Forum rules

Please do not post questions about data recovery cases here (use this forum instead). This forum is for topics on finding new ways to recover data. Accessing firmware, writing programs, reading bits off the platter, recovering data from dust...

Post new topic Reply to topic  [ 1 post ] 
Author Message
 Post subject: New OLS Logic Analyzer.
PostPosted: September 4th, 2014, 12:31 
User avatar

Joined: December 4th, 2012, 1:35
Posts: 3469
Location: Adelaide, Australia
Remember the OLS OpenBench Logic Sniffer I bought one and it never really worked well for me. The software was hard to keep track of and limitations on samples was really a big reason I never put it to good use. I am ordering one to test against the Hantek, though the Hantek has much higher capabilities, 32 channels, min time resolution 2ns, Max Samplerate 400MHz, 2Gb Memory Depth, 64MSample Depth. The new OLS should be pretty good for most embedded stuff any hobbyist is going to do.

Now there is a new project called ... ic-sniffer. It is 32 Channels and rated to 100MHz Samplerate (also has compression like many USB Based Analysers).

It is based around the Saanlima Pipistrello ( FPGA development board. It has a newer Spartan-6 FPGA, 16MiB flash, 64MiB DRAM and an FTDI-based USB interface. It comes with HDMI, audio, Micro-SD, PMOD, and 48 GPIO pins. It is pretty cheap at around $150.
The Saanlima Pipistrello is an FPGA development board with many on-board peripherals and pin headers compatible with the Papilio series of boards. It has USB connectivity to a host PC, and, by adding the Saanlima buffer wing, can be used as a replacement for the Openbench Logic Sniffer (OLS).

The FPGA firmware for the OLS has been ported for the Pipistrello, and can thus use the full 64MiB memory to store samples. It also has triggers on rising/falling edges as an extra feature.

You will also need a buffer wing for $19.95
This is a 32-bit, 5V tolerant input/output buffer wing for Pipistrello and Papilio boards. The 32-bit I/O bus is divided into four groups of 8 bits, with indiviual direction and enable control for each group. The buffer wing is designed for the Pipistrello Open Logic Sniffer project but it can also be used as a general purpose 32 bit I/O buffer. The board uses NXP 74LVC16245A tranceivers with max 4.5 nS propagation delay.

It uses the OLS Protocol, and supported by Sigrok:

Display posts from previous:  Sort by  
Post new topic Reply to topic  [ 1 post ] 

All times are UTC - 5 hours [ DST ]

Who is online

Users browsing this forum: No registered users and 6 guests

You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot post attachments in this forum

Search for:
Jump to:  
Powered by phpBB © 2000, 2002, 2005, 2007 phpBB Group