



NOTES -

- 1 Device address consists of signals CS0-, CS1-, and DA(2:0)
- 2 Data consists of DD(15:0) for all devices except devices implementing the CFA feature set when 8-bit transfers is enabled. In that case, data consists of DD(7:0).
- 3 The negation of IORDY by the device is used to extend the PIO cycle. The determination of whether the cycle is to be extended is made by the host after t_A from the assertion of DIOR- or DIOW-. The assertion and negation of IORDY are described in the following three cases:
 - 3-1 Device never negates IORDY, devices keeps IORDY released: no wait is generated.
 - 3-2 Device negates IORDY before t_A , but causes IORDY to be asserted before t_A . IORDY is released prior to negation and may be asserted for no more than 5 ns before release: no wait generated.
 - 3-3 Device negates IORDY before t_A . IORDY is released prior to negation and may be asserted for no more than 5 ns before release: wait generated. The cycle completes after IORDY is reasserted. For cycles where a wait is generated and DIOR- is asserted, the device shall place read data on DD(7:0) for t_{RD} before asserting IORDY.
- 4 DMACK- shall be negated during a PIO data transfer.

Figure 44 – PIO data transfer to/from device