CPUs tend to be the most reliable chips. Memory, AD & DA, mixed signal & RF, and power conversion components are much less reliable. With memory being the most unreliable of the whole gang.

_________________
On a clear disk you can seek forever.

I believe it is a combination of the 2.

I have read strong rumours that silicon wafers that are not 100% at the Micron plant are sent to Spectek, like a budget manufacturing arm of the company or something. While I am not sure I believe it is as bad as it sounds, I have heard for years such things like the Celerons were tested and throttled to a lower GHz/MHz rating based on tests, storage tech of all types cut in size to chop out bad blocks such as HDDs labelled with geometry to suit of 750Gb when it is a 1TB actual hardware etc.

so that's the quality of the physical, so the other side of the coin - the quality of the software (FTL etc)

If you read the change log of the docs, then bad or immature coding can be a factor.

eg:
this was 2 years after the initial release. Does it mean that for 2 years, this cap was not know to be required so possibly causing issues with devices? maybe.

was this caught before or after a few thousand got n the wild?



- a very popular and widespread controller.




The other thing is the speed of new devices. If you look at datasheets, not a lot get past initial release or v1.0.. by the time a defect in code is found, the device has a replacement. Sure the manufacturers are able to make better "rev 1.0" products due to experience, but it is like writing "hello world" in a brand new language ever single program you write.

top it off with more factors..
"acceptable failrates"
the sheer bad situations drives get into... flash disks broken, taught to swim, plugged and unplugged many times, at the mercy of different levels of quality of the mainboard, hard drives dropped, external drives with wrong power.. well meaning DIY etc etc..

The sheer number of different parts to try and learn also is an issue, along with expensive tools, tools that don't work well, bad advice, etc etc

before anyone says most of that is off topic.. how many times have you heard that this drive doesn't work anymore, therefore it must be a crap drive (and it turns out to be something related to what Ive listed)

You DR gus are not going to be without work anytime soon. Sleep, now that a whole different thing. It is over rated anyway, Ive heard you can die in your sleep!

And what would be the cause of "Flash Translation Layer" corruption? Translation tables live on the very same NAND chips
The issue usually happens when you have writing problems of any kind

_________________
SAN, NAS, RAID, Server, and HDD Data Recovery.

There are a few resources that mention some reasons why bits fail, so ISTM that where there is bits failing, there can also be bytes failing.. It seems "it is just the way it is"

I liked this paper: http://cyclicdesign.com/whitepapers/Cyclic_Design_NAND_ECC.pdf

and there is

http://www.t13.org/Documents/UploadedDocuments/docs2007/e07185r0-NAND_Error_Sources_and_Options_for_Reliable_Management.pdf





and

http://users.ece.cmu.edu/~omutlu/pub/flash-error-patterns_date12.pdf


and

http://ieeexplore.ieee.org/xpl/login.jsp?tp=&arnumber=4558857&url=http%3A%2F%2Fieeexplore.ieee.org%2Fxpls%2Fabs_all.jsp%3Farnumber%3D4558857

Seems mfgs are going to greater and greater lengths to have the controller cover-up internal errors, which are occurring at smaller and smaller geometries. When is the point of no return matched?

_________________
On a clear disk you can seek forever.

I think only when the word has spread so much that people stop buying it, which unfortunately is difficult to actually happen.

We have seen some of these trends in HDDs, and people still buy them.

_________________
Hard Disk Drive (HDD), Solid State Drive (SSD, SATA, NVMe, etc), USB Flash Drive and RAID Data Recovery Specialist in Massachusetts

I suspect that much of this corruption occurs as a consequence of unexpected power loss. Many people in various forums are reporting that SSDs fail after shutdown rather than in-flight. In fact I saw one Intel user intentionally provoke failures in his SSD simply by power cycling it. I'm wondering if this is the reason that several manufacturers are now incorporating backup capacitors. Moreover, I wonder if these capacitors do in fact reduce the failure rates of SSDs.

I have proposed elsewhere that OCZ's high failure rates, compared with similar designs from their competitors, might be due to a lower Vio supply voltage (+2.8V), but I haven't been able to determine whether this reduced voltage was by design, or whether it was a genuine fault in one specific case. If true, then one consequence of a reduced Vio would be much less time for emergency "housekeeping" after a power loss event, which in turn would make the FTL much more vulnerable to corruption.

_________________
A backup a day keeps DR away.

I would think that bit failures would be unlikely to cause an SSD to die completely, unless they impacted on the FTL, but even then I would expect that there would some redundancy that would allow the drive to recover in such cases.

_________________
A backup a day keeps DR away.

That seems like a plausible cause but I wouldn't rule out NAND degradation as well

_________________
SAN, NAS, RAID, Server, and HDD Data Recovery.

On the original question of suitability for everyday use, IMHO I would think that SSDs (or CF cards, etc) would be the only logical choice for storage in mobile applications, yet obviously manufacturers still use HDDs in laptops, automotive applications, and iThings, among others. Obviously it's a cost/capacity issue, so it must be that mobile HDDs are sufficiently reliable so that the increased risk of physical damage is not a major consideration.

_________________
A backup a day keeps DR away.

Most users in other storage forums seem to be utilising SSDs as OS drives in combination with spinning discs for data storage. Assuming that the spinner is used for paging, then ISTM that 100GB/day is huge.

That said, and if I have correctly interpreted Samsung's Wear Leveling Count attribute, then the following thread suggests that the OP has racked up 69GB/day over a period of 3 years:
http://www.tomshardware.com/forum/id-16 ... tatus.html

_________________
A backup a day keeps DR away.

I don't know why it seems huge to you
It doesn't look huge to me
100GB is not only the user data to be written to SSD
When you read from SSD often it causes charges in NAND cells to dissipate, that means if you only read data you still need to re-copy it after 5-10 reads from the same NAND cell to another NAND cell
So booting Windows will cause internal writing operation regardless of any writings from the host
Also I'd think Internet cache and background indexing would add a lot of writes to SSD on modern computers, also regardless of desires of the end user

_________________
SAN, NAS, RAID, Server, and HDD Data Recovery.

This statement sounds absurd. In fact I find absolutely no reference to any such constraints in any NAND flash datasheets.

Are you suggesting that those millions of devices that are built around SoCs and embedded flash memory need to "refreshed" after very 5-10 power-on events? What about flash "EEPROMs" such as those used in my 10-year-old PC?

_________________
A backup a day keeps DR away.

I believe that Doomer is referring to the phenomenon of "read disturb". Research that and you'll find it really does exist and yes, it's not in the typical datasheets - but it's real as various technical papers on issues with NAND flash technology will confirm. Hope that helps...

Some of the papers in a previous post of mine discuss it a little, though nearly everywhere barely mentions it, let alone explains it in any detail. I think it is due to the fact that you will never be able to predict the life of any cell realistically.

This is from a Toshiba datasheet "TC58DVG02A5TAI0_datasheet_en_20100713.pdf":


To not is the sheer number of "may do this", "might do that". Type statements. Seems also to imply that the implementer must deal with it in their application themselves.

This would make sense as you could put either bare minimum data integrity implementation for a "don't really care" device like a really cheap mp3 player, or a robust scheme for something important like a medical device or flight control application.

Datasheets are very vague IMHO

The geometry and size of the cells in these kind of chips is huge compared to SSD NAND. These BIOS FLASH EEPROMS have cells that hold tens of thousands of electrons, as opposed to the 15-20 in TLC or small geometry MLC.

_________________
On a clear disk you can seek forever.

I believe the industry overall in general doesn't want to address the reliability issues that these ultra-high density cells have. The latest TLC devices rely on presence of or absence of just 10-20 electrons to represent data.

_________________
On a clear disk you can seek forever.

go for SSD! We use it everywhere for the past 3 years. laptops, desktops, servers

_________________
Think before you act => Most of the time there is only one chance for recovering lost data !

Thanks. I confess that I have never encountered this phenomenon. I am familiar with crosstalk in DRAMs, though. (In the old days our memory diagnostics used to write zeros to each cell in turn while filling its neighbours with ones, and vice versa.)

That said, Doomer's statement still strikes me as ridiculous. If it were true, then where are the gazillions of consumer gadgets with embedded NAND flash that should be failing in droves? Granted, I picked a bad example (as Keatah pointed out), but devices based around SoCs often use NAND flash memory for their firmware. I have disassembled many of these gadgets and I don't recall seeing any with a sophisticated flash controller. I believe these embedded flash chips may have their own internal ECC logic, but even so, I would think that if 10 reads were all that were required to "disturb" the data in any cell, then it wouldn't take very long for at least one bit to be flipped in the firmware, in which case the gadget would be dead.

BTW, the following paper reports that, when Micron 2Gb SLC NAND flash devices were cycled 1 million times, no program disturb or read disturb failures were detected. That said, the paper also states that "the devices showed inconsistent bad block performance and retention behavior" and recommended that all devices be "individually screened and characterized before being accepted for use" (ie the samples were not to be trusted).

Disturb Testing in Flash Memories:
http://trs-new.jpl.nasa.gov/dspace/bits ... /08-07.pdf

_________________
A backup a day keeps DR away.

Nevertheless this mechanism present in modern SSDs


If you suggesting that all SoCs and 10-year-old EEPROMs using NAND technology then perhaps you need to check your absurdometer again

I don't want really to try to waste my time and try to prove you wrong, I know that modern SSDs do that, because I RE them and I've seen it, that's enough for me. You can continue to theorize if you want to, using SLC chips as examples that nobody uses in modern SSDs anymore. Enterprises's reality is eMLC, consumers will have to stick with TLC. You knowledge is outdated like a dinosaur in modern world

_________________
SAN, NAS, RAID, Server, and HDD Data Recovery.